

I. AGREED CONSTRUCTIONS:

Term No.	Term	Agreed Upon Construction
1	<p>“a first/second set of processor cores”</p> <p>U.S. Patent No. 8,549,339, Claims 1, 21</p>	<p>“a first/second group of two or more processor cores”</p>

II. DISPUTED CONSTRUCTIONS:

Term No.	Term	Redstone’s Proposed Construction	NXP’s Proposed Construction	Court’s Final Construction
1	<p>“the first clock signal is independent from the second clock signal”</p> <p>U.S. Patent No. 8,549,339, Claims 1, 21</p>	Plain and ordinary meaning	Plain and ordinary meaning, where the plain and ordinary meaning requires that the first and second clock signals are provided by or processed (i.e., divided or multiplied) from different reference oscillator clocks.	Plain-and-ordinary meaning, wherein the plain and ordinary meaning does not require that the first and second clock signals depend from different reference oscillator clocks.
2	<p>“each processor core from the first/second set of processor cores is configured to dynamically receive a first/second supply voltage [from a power control block] and a first/second output clock signal”</p> <p>U.S. Patent No. 8,549,339, Claims 1, 21</p>	Plain and ordinary meaning	Indefinite	Not indefinite. Plain-and-ordinary meaning.

3	<p>“located in a periphery of the multi-core processor”</p> <p>U.S. Patent No. 8,549,339, Claim 5</p>	Plain and ordinary meaning	Indefinite	Not indefinite. Plain-and-ordinary meaning.
4	<p>“located in a common region that is substantially central to the first set of processor cores and the second set of processor cores”</p> <p>U.S. Patent No. 8,549,339, Claim 14</p>	Plain and ordinary meaning	Indefinite	Indefinite.

SIGNED this 21st day of February, 2025.


 DEREK T. GILLILAND
 UNITED STATES MAGISTRATE JUDGE